



**Most Popular**

**Top 5 Design Articles**

- EnSilica announces design centre in Bangalore
- How to design secure USB-based dongles
- Reducing signoff corners to achieve faster 40-nm SOC design closure
- 10 notable blunders of 2011
- Critical area analysis and memory redundancy

All
  Articles
  Products
  Courses
  Papers
  VirtualLabs
  Webinars

**Search:**

**Top Search Items**



**Techpaper Spotlight**

**Wind River**  
Accelerating the Development of Embedded Linux Devices with JTAG On-Chip Debugging

[Login](#) | [Register](#) | [Welcome, Guest](#)
[Newsletter](#) | [Design Network](#) | [VirtualLab](#) | [Forums](#) | [RSS](#) | [Company Directory](#) | [Site Resources](#)

- Topics**
- Analog
  - Automotive
  - Communications
  - Consumer
  - Design & IP
  - Embedded Software
  - Environment
  - Industrial
  - Power
  - Production
  - Research
  - Semiconductor
  - Test & Measurement
  - Wireless


TechOnline India > article

### Crystek launches ultra-low phase noise clock oscillator

The company hopes it will be a leading choice for use in digital-to-analog converters, analog-to-digital converters and digital audio broadcasting.

By K.C. Krishnadas  
(January 06, 2012)

Crystek Corporation has announced the CCHD-957, a new ultra-low phase noise HCMOS clock oscillator with standby mode, featuring a low close-in phase noise of -100 dBc/Hz @ 10Hz offset and a typical noise floor of -170 dBc/Hz @ 100kHz offset. This, the company hopes, will cause its clock oscillator family to be a leading choice for use in applications such as: DACs (digital-to-analog converters), ADCs (analog-to-digital converters), DAB (digital audio broadcasting), and professional CD audio equipment.



- Latest Webinars**
- The Next Generation of Ethernet: How the New IEEE Standards Enable Energy Efficiency and Quality-of-Service
  - Simplified Physical Layer Receiver Test of Re-timed Architectures Such as USB 3.0, SATA, SAS, PCIe 2
  - How to solve the most common high-speed bus issues in embedded design on a budget
  - Early access to ARM Core Technology with Fast Models from ARM
  - Latest MIPI Standards: PHY and Protocol Testing Guidance

Member Company Spotlight

**Xilinx**

Start Your Spartan-3A FPGA DSP Design Now!  
[Evaluate Free](#)  
[Downloadable Tools Built Just for You.](#)

Member Companies

Select a Member

The clock oscillator also features a 'standby function' – when placed in disable mode, the internal oscillator is fully shut down and its output buffer is placed in Tri-State. This family is housed in a 9x14 mm SMT package and operates with a +3.3V power supply consuming 15mA of current. Stability is rated at 20-50ppm (0°C to +70°C) and ±25-50ppm (-40°C to +85°C).

The CCHD-957 generates frequencies between 10MHz and 50MHz and its output driver is capable of driving ±24mA, translating to a rise/fall time of ~3nsec Max at 20% to 80% Vcc with a 15pF load.

For datasheets and more information visit [www.crystek.com](http://www.crystek.com).

1

**TechOnline Communities**

[Audio DesignLine](#) | [Automotive DesignLine](#) | [CommsDesign](#) | [Digital Home DesignLine](#) | [DSP DesignLine](#) | [EDA DesignLine](#)  
[eeProductCenter](#) | [Green SupplyLine](#) | [Industrial Control DesignLine](#) | [Mobile Handset DesignLine](#) | [Planet Analog](#) | [Power Management DesignLine](#)  
[Programmable Logic DesignLine](#) | [RF DesignLine](#) | [Teardown.com](#) | [TechOnline](#) | [Video/Imaging DesignLine](#) | [Wireless Net DesignLine](#)

**EE Times**

[United States](#) | [Asia](#) | [China](#) | [Europe](#) | [France](#) | [Germany](#) | [India](#) | [Japan](#) | [Korea](#) | [Taiwan](#) | [United Kingdom](#) | [EE Times Supply Network](#)

**Additional Network Sites**

[Analog Europe](#) | [Automotive Designline Europe](#) | [DeepChip](#) | [Design & Reuse](#) | [Elektronik iNorden](#) | [Embedded.com](#)